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(57) ABSTRACT 
A multi-layer film-stack and method for forming the multi-
layer film-stack is given where a series of alternating layers of 
conducting and dielectric materials are deposited such that 
the conducting layers can be selectively addressed. The use of 
the method to form integratable high capacitance density 
capacitors and complete the formation of an integrated power 
system-on-a-chip device including transistors, conductors, 
inductors, and capacitors is also given. 
8 Claims, 4 Drawing Sheets 
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INTEGRATED POWER PASSIVES 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is the U.S. national stage application of 
International Patent Application No. PCT/US2007/065773, 
filed Apr. 2, 2007, which claims the benefit of U.S. Provi-
sional Patent Application Ser. No. 60/788,034, filed Mar. 31, 
2006, the disclosures of which are incorporated by reference 
herein in their entirety, including any figures, tables, or draw-
ings. 
The subject invention was made with government support 
under a researchproject supported by National Science Foun-
dation, Contract No. ECS0601294 and a grant supported by 
NASA, Contract No. NNG05KOOH (Subgrant of 
UCF#01000012778). The government may have certain 
rights to this invention. 
FIELD OF THE INVENTION 
The invention relates to the fabrication of multilayer film-
stack, high energy density capacitors, and integrated devices 
therefrom. 
BACKGROUND 
Monolithic integration has emerged to reduce cost and to 
improve transient performance of power converters including 
do-dc converters. There have been feasibility studies, and 
calculations suggested that power density exceeding 1000 
W/cm2 is feasible at efficiency above 80%. State-of-the-art 
power density, however, currently has not exceeded 20 
W/cm2 at output power above 10 W. To increase the power 
density of an integrated do-dc converter requires micro-fab-
rication of inductors and capacitors referred to as power pas-
sives on the processor chips instead of requiring off-chip 
inductors and capacitors. There are presently no known prac-
tical fabrication techniques for fabricating power passives 
with high energy density. Other requirements for improving 
the power density and transient performance of do-dc con-
verters are design optimization, circuit topologies, magnetic 
geometries, materials, packaging, and thermal management, 
if a significant improvement above the state of the art 10 W 
power level and 20 W/cm2 power density are to be realized. 
Furthermore, many applications of power converters require 
high current capacity (-10 A) and high inductance (—µH). 
Micro-electro-mechanical systems (MEMS) technology is 
an emerging technology which leverages IC technology to 
make micro-scale devices and systems. Numerous MEMS 
inductor designs have been reported where the main effort 
was focused on reducing losses. Several power loss mecha-
nisms in an inductor exist, including: copper loss due to the 
resistance of the copper wire windings; core loss due to hys-
teresis and eddy currents in the core; eddy current loss due to 
a non-insulator substrate; dielectric loss; and electromagnetic 
radiation. Copper loss can be reduced by using thick copper 
layers which are normally obtained by employing deep poly-
mer trenches. Core loss can be reduced by using lamination 
techniques. Substrate eddy current loss has been reduced 
through various methods, such as undercutting substrate, lift-
ing the inductor structure above the substrate, or bending it 
out of plane. Dielectric loss and EM radiation are generally 
negligible. 
There are many issues to be solved with MEMS inductors. 
Silicon-based micro-inductors offer the advantage of inte-
gratability with active electronics, but substrate loss and para- 
2 
sitic capacitances limit the achievable Q. Mechanical robust-
ness is a concern if the substrate is removed or the 
microstructure is hung above or out of the substrate, where 
packaging difficulties must be addressed. Fabrication using 
5 microwave plasma ashing to remove thick polymer (>150 
µm) such as SU-8 is time-consuming and can have undesired 
side effects especially on CMOS substrates. Because of the 
skin effect, increasing the copper line width may not yield low 
ac resistance at high frequency. Low inductance and low 
l0 
current handling because of winding resistance and core satu-
ration should be improved upon and problems of thermal 
dissipation should be addressed. 
Besides output capacitors, power supplies also need 
15 capacitors with large capacitance. To reduce the capacitor 
size, high capacitance-density capacitors are needed. High 
capacitance-density capacitors have been reported using 
V-grooves, multilayer stacks or high-k dielectrics. Ferroelec-
tric dielectric materials (e.g., BST, PZT) have very high 
20 dielectric constants in the order of thousands. However they 
need high-temperature (>600° C.) annealing in oxygen and 
their dielectric constants decrease with DC bias and fre-
quency. Paraelectric dielectrics (e.g., AIN, Ta 2O5) are much 
more stable and can be deposited at low temperature, but their 
25 dielectric constants are only up to 50. A MIM capacitor with 
1.7 µF/cm2 capacitance density was demonstrated using 
Nb2O5 . Creating nanometer-scale shallow trenches on silicon 
can greatly increase the capacitance density and 3.13 µF/cm 2 
has been reported. The capacitance density achieved so far 
30 using multiple Ta2O5 layers is only about 440 nF/cm2 since 
the number of dielectric layers was limited to two. Using 
multilayer stacks to obtain high capacitance density seems to 
be an obvious approach to increase capacitance density, but 
the state of the art method to electrically connecting tens of 
35 layers separately requires an equal number of photolithogra-
phy steps. This approach to is very complicated and very 
expensive. 
A cross sectional view of a portion of a state-of-art inte-
grated power converter 50 is shown in FIG. 1 where the 
40 converter 50 includes a CMOS layer 58. The power converter 
chip has integrated inductors, but no integrated large value 
capacitors. More specifically, the copper forming inductors 
52 are imbedded in a insulating material 54 disposed on top of 
a silicon substrate 56 and the output capacitors are not inte- 
45 grated. The converter of FIG. 1 achieves only a moderate 
power density. Hence, the goal of an integrated do-dc con-
verter with improved power density remains unfulfilled. To 
achieve this goal a new method of fabricating power passives 
and corresponding structures is needed to achieve CMOS 
50 compatibility, high energy density and a small footprint. 
SUMMARY OF THE INVENTION 
A multilayer film-stack, includes a substrate; a series of 
55 alternating dielectric and electrically conducting layers dis-
posed on the substrate, wherein the area of the layers mono-
tonically decreases as a distance from the substrate increases; 
and electrical connections coupled to two or more of the 
conducting layers. The individual conducting layers can be 
60 two or more different conducting materials. The multilayer 
film-stack can be a programmable capacitor. The program-
mable capacitor can further include an electrical circuit dis-
posed on the substrate having an output coupled to the capaci-
tor. The electrical circuit coupled to the capacitor can be a 
65 voltage regulator. The voltage regulator can be a do-dc volt-
age regulator. The device can also include an inductor formed 
on the substrate with the inductor coupled to the capacitor. 
US 8,385,047 B2 
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A method for forming a multilayer film-stack including the 
steps of: providing a substrate; forming at least one plateau 
region on the substrate; depositing a series of alternating 
dielectric layers and conducting material layer on the sub-
strate including over the plateau regions where the first and 
last layers can be selected to be either a dielectric layer or a 
conducting material layer, and the dielectric layers can be the 
same or different materials and the conducting material layers 
can be the same or different materials; removing the top 
surface to expose at least one of the plateaus and two or more 
edges of the conducting material layers; addressing two or 
more of the edges selectively in the vicinity of at least one of 
the plateaus; and depositing selectively at least one connect-
ing conductive layer contacting some or all of the selected 
edges such that electrical connectivity can be made in and out 
of the multilayer film-stack. The step of removing can involve 
removal processes including mechanical polishing, chemical 
mechanical planarization, electric discharge machining or 
ion milling. Particularly for thin layers of about 50 nm or less, 
the step of addressing can include the steps of: etching a 
portion of the edges of a selected conducting material when 
two or more conducting materials are deposited; depositing a 
dielectric layer wherein the voids resulting from etching are 
filled; and removing the dielectric to expose the edges of the 
conductive material that was not etched. Alternately for 
thicker layers of about 100 nm or more, the step of addressing 
can be a photolithographic process. The connecting conduc-
tive layer can be selectively deposited by sputtering a con-
ducting material using a shallow mask on the area above 
selected plateaus. 
The method of forming a multilayer film-stack can be used 
to form high capacitance density capacitors when the step of 
depositing a series of the dielectric layers and the conducting 
material layers are repeated wherein the dielectric layer, a first 
conducting material, the dielectric layer, and a second con-
ducting material are successively deposited until a predeter-
mined number of dielectric layers and conducting material 
layers have been deposited. The first and second conducting 
materials can be chosen to have different properties such as 
etching rates and can be, for example, aluminum and tita-
nium, respectively. Furthermore, a feature that is an electri-
cally conductive material can be selectively deposited on the 
area and around at least one of the plateaus by sputtering 
using a shadow mask. 
The formation of the capacitor by the method of forming a 
multilayer film-stack can be included in the formation of a 
power system-on-a-chip (SoC) that including at least one 
transistor, at least one conductor, at least one inductor and at 
least one capacitor, where the substrate and the one or more 
plateaus are features of an inductor formed by the steps of: 
providing a complementary metal oxide semiconductor 
(CMOS) circuit having a frontside oxide layer having at least 
one metal layer disposed therein and having a backside sili-
con layer; forming at least one trench originating from the 
backside of the substrate through the substrate to the frontside 
oxide layer; depositing a dielectric coating on the walls of the 
trench; etching anisotropically the dielectric coating and 
oxide layer at the base of the trenches to expose at least one of 
the disposed metals in the frontside oxide layer; depositing a 
magnetic core material in the trenches, wherein the dielectric 
coating surrounds the core material. The method also 
includes a dielectric layer on the backside surface including 
the exposed core material; etching from the backside at least 
one portion of dielectric layer, the silicon layer and anisotro-
pically etching the adjacent frontside oxide layer to expose at 
least one metal layer deposited on the frontside oxide layer to 
form open channels surrounding the core material; and 
4 
depositing a metal in the open channels surrounding the core 
material, wherein an inductor is formed with the metal 
extending to the metal disposed in the frontside oxide layer 
and where the backside ends of the metal are the plateaus. 
5 Steps can be included to pre-treating any of the exposed 
metals prior to the deposition of the metal where pre-treat-
ment is the formation of an adhesion layer over the exposed 
portion of the metal. Steps to frontside etch the oxide to reveal 
exposed metal; and deposit a metal onto the exposed metal 
10 can be included. Steps to form at least one deep trench origi-
nating from the backside of the substrate into or through the 
substrate and optionally through the oxide to metal disposed 
in the oxide layer; and to deposit a metal in the trench can be 
included to form a thermal plug to aid in heat dissipation from 
15 the SoC. A step to planarize the backside surface after depos-
iting the magnetic core material can be included. The mag-
netic core material can be permalloy. 
BRIEF DESCRIPTION OF THE DRAWINGS 
20 
There is shown in the drawings embodiments which are 
presently preferred, it being understood, however, that the 
invention can be embodied in other forms without departing 
from the spirit or essential attributes thereof. 
25 	 FIG. 1 shows a cross sectional view of a portion of a 
conventional state of the art integrated do-dc converter that 
includes an on-chip inductor. 
FIG. 2 shows (a) a side view of the salient features of an 
integrated do-dc converter employing a substrate-molded fil- 
30 ter and (b) a schematic of the monolithic do-dc converter in (a) 
showing output inductors and output capacitor. 
FIG. 3 shows a process according to an embodiment of the 
invention for inductor fabrication and/or integrated LC filter 
fabrication starting from a CMOS chip including a series of 
35 steps (a) through (h) along with associated cross structural 
views as indicated. 
FIG. 4 shows a process according to an embodiment of the 
invention for the production of a large capacitance-density 
capacitor including steps (a) through (h) as indicated along 
40 with associated cross structural view involving: (a) the for-
mation of a plateau; (b) alternately depositing dielectric, con-
ductor-1, dielectric, conductor-2; (c) polishing the top surface 
to expose the plateau; (d) selectively etching one of the met-
als, conductor-1; (e) PECVD depositing a dielectric; (f) etch- 
45 ing the dielectric to expose the plateau; and (g) sputtering Al 
or another metal on the area on and around a plateau selec-
tively by the use of a shadow mask as shown in (h), which 
forms the first electrode of the capacitor. All conductor-2 
layers can be electrically connected in the same manner to 
50 form the second electrode of the capacitor. 
FIG. 5 shows a circuit schematic of an integrated do-dc 
converter according to an embodiment of the invention. 
DETAILED DESCRIPTION 
55 
The invention involves a new fabrication process and asso-
ciated devices that are CMOS-compatible and enable mono-
lithic integration of high-Q, high-inductance, high-current-
handling inductors and high-density capacitance capacitors, 
60 such as forpower electronic circuits. The invention is enabled 
by a novel process to prepare a multilayer film-stack such that 
a stack of conducting layers separated by dielectric layers are 
formed over a substrate having one or more elevated plateaus 
above a surface of the substrate and upon removing a portion 
65 of the layers generally to about the surface of at least one of 
the plateaus, which permits the selective addressing of con-
ducting layers. Selective addressing as used herein is the 
US 8,385,047 B2 
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connection of some but not all of the conductive layers. For 	 µm-thick CMOS chip 100 having CMOS devices thereon. 
very thin layers, selective addressing can be carried out by 	 The CMOS chip 100 comprises a silicon substrate 102 and a 
using two or more different conducting layers and selectively 	 frontside oxide layer 104 with at least one metal layer 106 
etching one or more of the conducting layers and effectively 	 (first metal layer), 108 (second metal layer),110 (third metal 
filling the volume remove upon etching with a dielectric. The 5 layer) disposed within the oxide layer 104. The metal can 
details of the method of preparing such a multilayer film- 	 comprise, for example, aluminum, copper or alloys thereof. 
stack will be described as the final fabrication steps to yield a 	 The frontside oxide 104 is then etched until a metal layer, 110 
capacitor for an embodiment of the invention that provides a 	 in this illustration, is exposed. Copper or another metal 112 is 
fully integrated do-dc power converter that can operate at a 	 then electroplated on the frontside making intimate contact 
high frequency (e.g. 10 MHz or higher) and can handle high io with the exposed metal 110, as shown in FIG. 3b. If the metal 
currents (e.g. 5 A). Inductors according to the invention use 	 110 is Al, a zincate pre-treatment of its surface is added before 
deep trenches in a silicon or other substrate as a first electro- 	 the copper electroplating to avoid the electroplating difficul- 
plating mold; and then the substrate is selectively removed 	 ties that are encountered due to an aluminum oxide layer that 
and the plated material is used as a second mold. In this 	 may exist or form upon exposure of the Al. The zincate 
manner thick copper, or another metal, and core materials can 15 process forms a thin zinc layer to which copper has good 
be formed with dimensions up to the thickness of the sub- 	 adhesion, and is well known to one of ordinary skill in the art. 
strate, such as a 500 µm silicon wafer. There is virtually no 	 This metallization of the CMOS metal features is carried out 
substrate loss and no special process steps needed in contrast 	 to thicken the metal from that normally found in a CMOS 
to those required for thick polymer molding processes. Ther- 	 structure and does not have to be carried out as the first step of 
mal plugs canbe included in theresulting structure to mitigate 20 the fabrication sequence. This metallization of the metal fea- 
heating problems. 	 tures within the frontside oxide is carried out to complete the 
FIG. 2(a) illustrates a system-on-a-chip (SoC) 2 which is a 	 winding geometry of the inductor whose connectivity is pre- 
power converter according to an embodiment of the inven- 	 determined by the geometry by which the CMOS chip has 
tion, a portion of schematically shown in 2(b) that can be 	 been fabricated. 
fabricated starting with a CMOS chip which provides one or 25 	 Deep reactive ion etching (DRIE) is carried out to form one 
more transistors 4 using the method of the present invention. 	 or more trenches 114 on the backside of the CMOS wafer, as 
Many advantages result from the method of fabrication. The 	 shown in FIG. 3(c). Photoresist 116 or an oxide layer may be 
substrate-molded conductor 6 and inductor core 8 can be as 	 used as etching masks. This silicon etch stops on the frontside 
deep as the thickness of the substrate 10, typically between 50 	 oxide layer 104, but a subsequent anisotropic dielectric etch is 
µm and 500 µm, permitting a much larger cross-section areas 30 performed from backside to expose a metal layer 106 (e.g. 
than available in a state-of-the-art conductor and core. Larger 	 aluminum). The positioning of the trenches 114, as will be 
cross sectional area allows more current to be carried and/or 	 readily appreciated by one of ordinary skill in the art, can be 
higher voltage to be supported, resulting in a higher power 	 determined using etching combined with a mask 116. The 
rating and/or a higher power density. Generally, only two 	 mask layer 116 can then be removed, for example, in the case 
post-CMOS masks are needed in the fabrication. CMOS 35 of photoresist, the photoresist can be removed using an oxy-
interconnect metal layers 12 form most of the patterns and 	 gen plasma. 
realize self alignments. Thermal plugs 14 can be embedded in 	 The trenches can then be coated with a dielectric layer 118. 
the substrate, as shown in FIG. 2(a) to facilitate the removal of 	 For example a silicon dioxide layer can be deposited via 
heat generated in the chip body. The magnetic field in a 	 plasma-enhanced chemical vapor deposition (PECVD). The 
substrate-molded inductor can be designed to flow parallel to 40 oxide at the bottom of the trenches 114 can be removed using 
the chip surface, which reduces the losses and interference 	 an anisotropic dielectric etch to expose a metal 106 disposed 
associated with magnetic flux cutting into silicon. The sub- 	 in the frontside oxide. 
strate volume can also accommodate high value output 	 In this illustration, the electroplating of a magnetic core 
capacitors 16, leading to a higher level of integration and 	 material 120 (e.g. permalloy) is then carried out and the 
faster transient response compared to that of state of the art 45 backside is polished via chemical-mechanical polishing 
devices. The entire device is solid and robust with no need for 	 (CMP), if necessary. PECVD of an oxide is then applied to the 
complicated packaging. 	 backside and patterned to expose the inductor area. 
High-aspect-ratio silicon trenches can be formed using 	 The substrate 102 around the Permalloy 120 whose side- 
deep-reactive-ion-etch (DRIE) technology to form electro- 	 walls are oxide coated 118 is preferably removed by DRIE. 
plating molds by etching from the backside of the silicon 5o An anisotropic oxide etch to remove the oxide 118 and 104 on 
substrate down to CMOS interconnect layers, such as Al or 	 the distal end of the trench and an oblique oxide sputtering to 
Cu layers. These Al or Cu layers can be used as initial seed 	 passivate the permalloy results in the structure illustrated in 
layers for electroplating permalloy to ultimately form a sili- 	 FIG. 3(e). 
conless inductor, such as the inductor 6 illustrated in FIG. 	 The structure of FIG. 3(f) results by backside copper elec- 
2(a). The only silicon substrate that remains in the converter 55 troplating 122, preferably with Cu, but other metals can be 
is underneath the power electronics region, illustrated with a 	 used. Zincate treatment to promote bonding of the metals is 
single transistor in FIG. 2, but a portion of it is in contact with 	 carried out before the electroplating if aluminum is used as 
one or more copper plugs to promote good thermal dissipa- 	 the CMOS interconnect metal. This process step leaves a 
tion. Only two photomasks and one shadow mask are gener- 	 series of metal plateaus 124 which extend beyond the back- 
ally needed for this post-CMOS micromachining process. 	 60 side surface prior to electroplating. 
One process embodiment of the invention is shown in FIG. 	 The formation of one or more high capacitance value 
3 where a single chip power converter is formed from a 	 capacitors that complete the integrated power converter 
CMOS chip. High value on chip inductors and capacitors is 	 begins by creating an alternating multilayer stack by succes- 
described such as for the output inductor and output capacitor 	 sive deposition of a dielectric layer 126, a first conductive 
for voltage processors. The process begins with a CMOS 65 layer 128, a dielectric layer 130 and a second conductor layer 
wafer which can be fabricated in any commercial CMOS 
	
132 on the backside to give the structure illustrated in FIG. 
foundry. FIG. 3(a) shows the cross-sectional view of a 400 	 3(g). By a process of polishing, selective etching, deposition 
US 8,385,047 B2 
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of a dielectric and conductors on the backside, as is detailed 	 surface in a controlled fashion will expose all the coating 
below and shown in FIG. 4, an on-chip capacitor with high 
	
layers where the layers have been directed out of plane by the 
capacitance density is formed to complete the single chip 	 presence of the plateaus such that the layers can be selectively 
integrated power converter shown in FIG. 3(h). Both high 	 addressed. Polishing can be carried out by any mean where 
value capacitors and high value inductors according to the 5 the depth of removal can be controlled including mechanical 
invention can thus be formed on the same chip. 	 polishing, chemical mechanical planarization, and ion mill- 
Advantages of the invention are numerous. High-aspect- 	 ing. Appropriate methods will depend upon the materials 
ratio substrate structures are used as molds and sacrificial 	 employed and other processing parameters as can be appre- 
layers. Thick copper or other material lines permit the 	 ciated and selected by one skilled in the art. The conducting 
achievement of low series resistance (i.e., highQ) andpassing 10 materials for the two capacitor electrodes can have different 
high current. No substrate remains underneath the inductor. 	 chemical properties, particularly for the preparation of 
Thermal plugs are included to achieve improved thermal 	 capacitors with particularly small feature different etching 
dissipation. The structures are robust which permits easy 	 rates. There are many possible combinations of conducting 
packaging of devices. Finally the monolithic filters with large 	 material pairs. For example, heavily-doped polysilicon and 
inductors and capacitors are integrated on the same chip as the 15 aluminum can be selectively etched, and thus can be used as 
electrical device. 	 the conducting material pair. Many other conductors can be 
FIG. 3 is just one example of a process sequence of the 	 used as known to those skilled in the art including titanium 
invention used to illustrate the concept of molding using a 	 copper, and indium tin oxide (ITO). Tens or even hundreds of 
substrate, such as a silicon substrate. There are many possible 	 layers can separately be electrically connected to form a 
processing variations. For example, the substrate mold can be 20 single capacitor using only one or two photomasks. Selec- 
used for windings (copper) first, then electroplating the core 	 tively addressing by a process including selective etching is 
(permalloy). A process step including a third mold can also be 	 particularly useful for low voltage applications when the 
easily added. This method can be used to produce transform- 	 thickness of the layers are less than about 50 mu and as small 
ers as well as inductors. 	 as about 1 mu. Where larger layers, greater than about 50 mu, 
Coupled inductors can also be fabricated using the inven-  25 are preferable, for use in high voltage applications, the selec-
tion. A multiphase do-dc converter topology emphasizing the 	 tive addressing canbeperformedby photolithographic means 
output portion is depicted in FIG. 5, where capacitor 64 and 	 as well as by a selective etching approach. 
four coupled inductors 62 are shown. When the inductors are 	 The capacitor via a multilayer film-stack of the integrated 
tightly coupled, the currents in the phases are in phase, and 
	
do-dc power converter embodiment is fabricated using the 
calculation shows that the ac winding loss is manageable even 30 multilayer stack. The thickness of the dielectric layers 
if the ac current is assumed to flow within one skin-depth 
	
depends on the deposition process and also the surfacerough- 
from the surface. 	 ness. A deposition thickness of 50 mu is used for example 
Performance of coupled inductors of this embodiment of 	 calculations in this embodiment to ensure no breakdown. 
the invention shown was simulated using a two-dimensional 
	
When a relatively low maximum voltage is chosen (-3.3V), 
field solver with MAXWELL® software by Ansoft Corpora-  35 the dielectric layer may be much thinner. The thickness of the 
tion. A 0.2 mm core/substrate thickness and a relative perme- 	 conducting layers has some constraints depending on the 
ability of 400 throughout the core was found to yield about 	 deposition process used. The thickness of the conducting 
22.4 nH for four inductors of about 5.6 nH in parallel for the 	 layers of 50 nm for this embodiment yields an average thick- 
converter. When all four quadrants are excited in-phase, the 	 ness of each parallel-plate capacitor of 100 mu. The deposi- 
flux is less than 6 mT for a current flow of 1.25 A in each 40 tion of 101 alternating metal and dielectrics layers yields 50 
phase. The cells are de-coupled and can be modeled by two 	 pairs of parallel plates. For a capacitor having a 2 mm by 2 
inductors as in I. G. Park and S. I. Kim, "Modeling and 	 mm surface area, the capacitance will be up to 1.7 µF, which 
analysis of multi -interphase transformers for connecting 	 is about 425 nF/mm2, or 42.5 µF/cm2 . This capacitance den- 
power converters in parallel," Record of Power Electronics 	 sity can be even higher by employing thinner dielectric layers 
Specialists Conference, 1997, pp. 1164 -1170. Table 1 sum-  45 and/or a greater number of layers. 
marizes some simulation key results for the inductor accord- 	 The cross-sectional view of an exemplary fabrication pro- 
ing to the invention. The inductor loss of 104 mW is less than 	 cess for forming high energy density capacitors is illustrated 
1% of the output power of 12 W. 	 in FIG. 4. First a plateau 200, either silicon, a metal, a semi- 
TABLE 1 
Substrate-Molded Inductor Design. 
Input voltage 3.3 V 	 Saturation flux 1 Testa 	 Height 200 µm 
Output voltage 2.4 V 	 Relative permeability 400 	 Outer diameter 2 mm 
Output current, do 5 A 	 Core resistivity 100 µS2-cm Core width 0.66 mm 
Ripple current/phase 2.5 A p-p Coercive force 0.2 oersted Core lamination 10 µm 
Switching frequency 10 MHz Core skin depth 8 µm 	 Insulation 10 µm 
Ac flux 0.5 T 	 Copper skin depth 21 µm 
Mutual inductance 	 5.6 nH 
Core loss, eddy 	 75 mW Hysteresis loss 	 21 mW 	 Leakage inductance 	 0.4 nH 
Copper loss, eddy 	 3 mW Copper loss, do 	 5 mW 	 Inductor Loss 	 104 mW 
An exemplary method to produce high capacitance density 	 conductor, or a dielectric, is formed by deposition or electro- 
comprises deposition of a multilayer-interconnect structure 	 plating the plateau or simply etching the adjacent substrate 
where multiple alternating layers of dielectric and conducting 65 leaving a plateau. As shown in FIG. 4(a) a metal plateau 200 
materials are deposited over a surface which includes pla- 	 is situated on a silicon substrate 202 with a dielectric 204 
teaus, which upon polishing or other means of removing the 	 between the metal and silicon. For the integrated do-dc power 
US 8,385,047 B2 
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converter embodiment of the invention, the plateaus are the 
metal plateaus 124 of FIG. 30. Following the formation of 
theplateau, a multi-target CVD or sputtering system is used to 
deposit alternating layers of a dielectric 206, a first conduct-
ing layer 208, a dielectric 210 and a second conductor 212. All 
the layers can be deposited with a thickness in the order of 50 
mu. The resulting structure is shown in FIG. 4(b) has two 
additional depositions of dielectric layers 214 and 218 to 
separate an additional first conductor layer 216 and an addi-
tional second conductor layer 220. When the top surface is 
subsequently removed by polishing until the plateau is 
exposed, as shown in FIG. 4(c), the conductor layers are 
exposed at edges 222 at the polished surface as the conformal 
deposition of the layers oriented the layers perpendicular to 
the original substrate 202 due to the presence of the plateaus 
200. Photolithography may be applied to selectively connect 
all first conductor layers 208 and 216 and/or second conduc-
tor layers 212 and 220. However, when the size of the edges 
of the conductor and dielectric layers is less than about 100 
mu, photolithography becomes prohibitively difficult. By 
using two capacitor electrodes of different materials, a first 
conductor and a second conductor, one of the materials, for 
example the first conductor, can be selectively etched, with 
the resulting structure shown in FIG. 4(d). 
PECVD can then be used to deposit an oxide 224, with the 
resulting structure shown in FIG. 4(e), and then etched to 
expose only the first conductor or second conductor, as illus-
trated for the exposure of the second conductor in FIG. 4(f) 
where the oxide in the small first conductor trenches remains. 
This can be obtained by either polishing or by ion milling. 
When all plateaus have been etched to expose the selected 
conductor, aluminum or another metal 226 is sputtered on the 
plateau 200 and its surrounding area, with the resulting struc-
ture shown in FIG. 4(g), using a shadow mask 228 as shown 
in FIG. 4(h) the second conducting material can be selectively 
etched at another plateau. 
The plateaus can be used directly as bonding pads and this 
process is CMOS-compatible. The plateau in FIG. 4(a) can be 
formed by electroplating copper or nickel on a CMOS chip. 
The plateaus can also be insulators or semiconductors, which 
can be formed by deposition on the substrate or formed by 
etching of the substrate around a plateau. 
It is to be understood that while the invention has been 
described in conjunction with a preferred specific embodi-
ments thereof, that the foregoing description is intended to 
illustrate and not limit the scope of the invention. Other 
aspects, advantages and modifications within the scope of the 
invention will be apparent to those skilled in the art to which 
the invention pertains. 
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We claim: 
1. A multilayer film-stack, comprising: 
a substrate; 
a series of alternating dielectric layers and electrically con- 
s ducting layers disposed on said substrate, wherein the 
area of said conducting layers monotonically decreases 
as a distance from said conducting layer to said substrate 
increases; 
a first electrical connection coupling two or more of said 
10 	
conducting layers to form a first electrode; and 
a second electrical connection coupling two or more other 
of said conducting layers, not of said first electrode, to 
form a second electrode, wherein said first and second 
electrodes are electrically and physically separated by 
said dielectric layers, and wherein said first electrical 
i5 	
connection and said second electrical connection reside 
on a common face of said multilayer film-stack. 
2. The film-stack of claim 1, wherein respectively said 
conducting layers comprise two or more different conducting 
materials. 
20 	 3. A programmable capacitor, comprising: 
a substrate; 
a series of alternating dielectric layers and electrically con-
ducting layers deposed-disposed on said substrate, 
wherein the area of said conducting layers monotoni-
cally decreases as a distanced of said conducting layer 
from said substrate increases; 
a first electrical connection coupling two or more of said 
conducting layers to form a first electrode; and 
30 
a second electrical connection coupling two or more other 
of said conducting layers, not of said first electrode, to 
form a second electrode, wherein said first and second 
electrodes are electrically and physically separated by 
said dielectric layers, and wherein said first electrical 
connection and said second electrical connection reside 
35 	
on a common face of said multilayer film-stack. 
4. The programmable capacitor of claim 3, further com-
prising an electrical circuit disposed on said substrate having 
an output coupled to said capacitor. 
5. The programmable capacitor of claim 4, wherein said 
4o 
electrical circuit coupled to said capacitor comprises a volt-
age regulator. 
6. The programmable capacitor of claim 4, wherein said 
electrical device comprises a do-dc voltage regulator. 
7. The programmable capacitor of claim 4, wherein said 
45 device comprises an inductor formed on said substrate said 
inductor coupled to said capacitor. 
8. The film-stack of claim 1, wherein said dielectric layers 
comprise silicon dioxide. 
